

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of:

Shay Ben-David, et al.

Docket No.: IL920030035US1

Serial No.: 10/695,970

Examiner:

Filed: October 29, 2003

Group Art Unit: 2183

For: Vectorization in a SIMdD DSP Architecture

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

CERTIFICATE OF MAILING UNDER 37 CFR 1.8(a)

I hereby certify that the attached correspondence comprising:

- 1. Information Disclosure Statement Transmittal Letter;
- 2. PTO Form 1449 with 16 references attached
 - 3. Return Postcard

is being deposited with the United States Postal Service as first class mail in an envelope addressed to:

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

on December 1, 2005.

Jeanne M. Jordan

(Type or print name of person mailing paper)

(Signature of person mailing paper)

In re Patent Application of

Shay Ben-David, et &

Serial No.: 10/695,970

Filed: October 29, 2003

For: Vectorization in a SIMdD DSP Architecture

: Confirmation No.: 7994

: Group Art Unit: 2183

: Examiner:

: **Date**: December 1, 2005

INFORMATION DISCLOSURE STATEMENT under 37 C.F.R. 1.97(b)(3)

DEC 0 6 2005

Commissioner for Patents
-P.O. Box 1450
Alexandria, VA 22313-1450

Sir:

Listed on form PTO-1449 are a number of documents which may be material to the examination of the above-referenced application. It is respectfully requested that the Examiner consider each of the cited documents and return an initialed copy of the form PTO-1449.

In accordance with 37 CFR 1.97(b), this information disclosure statement is being filed within three months of the filing date of the application or before the mailing date of the first Office Action on the merits, which ever event occurs last. Please charge any fee necessary to enter this paper to deposit account 09-0468.

Respectfully submitted, Attorney for the Applicant(s)

By: Stephen C. Kaufman Registration No.: 29,551

IBM Corporation
Intellectual Property Law Department
P. O. Box 218
Yorktown Heights, N. Y. 10598
Telephone No.: (914) 945-3197

Fax No.:

(914) 945-3281

IBM Docket: IL920030035US1

			OIPE					Pag	ge 1 of 3	
LIST OF	449 (Modified) ENTS AND PUBL ANT'S INFORMA ESTATEMENT	DEC 0 6 20 LICATIONS	, w	ATTY. DOCKET NO. IL920030035US1 APPLICANT: Ben-David et a		SERIAL NO.: 10/695,970 al.				
DISCLO	SUKE	STATEMENT			FILING DATE: 29-Oct-2003		GROUP:			
REFEREN	ICE DI	ESIGNATION	U.S. PATE	NT I	OCUMENTS		- 			
EXAMINER INITIALS		DOCUMENT NUMBER	DATE				SUBCLASS			
	AA	6665790 6915411	·	Glossner et al. Moreno et al.				2000-02-29		
								2002-07-18		
	AC	2004-0078554		Gl	ossner et al.			2003-06-07		
FO]	REIGI	N PATENT DOCU	J MENTS							
*	•	DOCUMENT NUMBER	DATE		COUNTRY	CLASS	SUBCLASS	TRANSLA	ATION	
								YES	NO	
OT	HER A	ART (Including A	thor, Title, Da	te, P	ertinent Pages, etc.))	·			
	AD	Preeti Ranjan Panda, Nikil D. Dutt, and Alexandru Nicolau. "Efficient utilization of sratch-pad memory in embedded processor applications", in European Design and Test Conf., March 1997								
	AE	Keith D. Cooper, Timothy J. Harvey. "Compiler controlled Memory", Eighth Int. Conf. on Architectural Support for Programming Languages and Operating Systems, pp. 100-104, Oct, 1998								
_	AF	Masaaki Kondo, Hideki Okawara, Hiroshi Nakamaru, Taisuke Boku. "SCIMA: Software Controlled Integrated Memory Architecture for High Performance Computing", http://citeseer.nj.nec.com/376639.html								
	AG	William Y. Chen, Roger Bringmann, Scott A Mahlke, Richard E. Hank, James E. Sicolo. "An Efficient Architecture for Loop Based Data Preloading", 25th Annual International Symposium on Microarchitecture (1992) http://citeseer.nj.nec.com/chen92efficient.html								
·	АН	Matthew A. Postiff, Trevor Mudge. "Smart Register Files for High Performance Microprocessors". http://citeseer.nj.nec.com/postiff99smart.html								
	AI	Matthew A. Postiff, David Greene, Steve Raasch, Trevor Mudge. "Integrating Superscalar Processor Components to Implement Register Caching". http://citeseer.nj.nec.com/468226.html								
	AJ	Jesus Corbal, Roger Espasa, and Mateo Valero. "Exploiting a new level of DLP in multimedia applications", in Intl. Symposium on Microarchitecture, pages 72-79, 1999.								
EXAMIN	ER□	,			DATE CONSII	DERED	· · · · · · · · · · · · · · · · · · ·		72/	
EXAMINE citation if r	ER: Init	tial if reference consideration	dered, whether or onsidered. Inclu	not o	citation is in conforman py of this form with ne	nce with MPE	P 609. Draw	line through		

	-1449 (Modified)		ATTY. DOCKET	ATTY. DOCKET NO.		SERIAL NO.: 10/695,970			
FOR APPLIC	TENTS AND PUBL CANT'S INFORMA RE STATEMENT		APPLICANT: Ben-David et al.						
			FILING DATE: 29-Oct-2003				GROUP: 2183		
REFERENCE I	DESIGNATION	U.S. PATEN	T DOCUMENTS						
EXAMINER INITIALS	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)			
FOREI	GN PATENT DOCU	UMENTS							
	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANS	ANSLATION		
						YES	NO		
		"							
OTHER	ART (Including Au	thor, Title, Dat	e, Pertinent Pages, etc.))					
AK	Huy Nguyen and using the AltiVec	Huy Nguyen and Lizy Kurian John. "Exploiting SIMD parallelism in DSP and multimedia algorithms using the AltiVec technology", in Intl. Conf. on Supercomputing, pages 11-20 1997							
AL	A. J. C. Bik, M. Girkar, P. M. Grey, and X. Tian. "Efficient exploitation of parallelism on Pentium III and Pentium 4 processor-based systems", Intel Technology J., February 2001.								
AM	Andreas Krall and Sylvain Lelait. "Compilation techniques for mutimedia processors", Intl. J. of Parallel Programming, 28(4):347-361, 2000.								
AN	Samuel Larsen, Emmet Witchel, and Saman Amarasinghe. "Techniques for increasing and detecting memory alignment", Technical Memo 621, MIT LCS, Novermber 2001.								
AO	David Callahan et al. "Improving Register Allocation for Subscripted Variables", Proceedings of the ACM SIGPLAN '90 Conference on Programming Language Design and Implementation, White Plains NY, June 20-22, 1990.								
AP	Kandemir et al., "(France	Optimizing Inter-I	Nest Data Locality", CAS	SES 2002, O	ct. 8-11 2002	, Grenobl	e,		
AQ	Doshi et al., "Opti	mizing Software	Data Prefetches with Ro	tating Regis	ters", IEEE 2	001, 257-	267.		
EXAMINER□			DATE CONSII	DATE CONSIDERED					
EXAMINER: II	nitial if reference consid	lered, whether or r	not citation is in conformant e copy of this form with ne	ice with MPE	P 609. Draw	line throug	h		

FORM PTO-1449 (Modified) LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT				ATTY. DOCKET NO.		SERIAL NO.: 10/695,970			
				APPLICANT: Ben-David et al.					
				FILING DATE: 29-Oct-2003	GROUP:				
REFEREN	ICE D	ESIGNATION	U.S. PATENT	DOCUMENTS					
EXAMINER INITIALS		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)		
FO	REIG	N PATENT DOCU	JMENTS						
		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANS	RANSLATION	
							YES	NO	
OT	HER A	ART (Including A	ithor, Title, Date	Pertinent Pages, etc.))				
	AR	Jaewook Shin et Extension Archite 55, 2002.	al., "Compiler-Con ectures", in Int. Con	trolled Caching in Supe of, on Parallel Architect	erword Regis ures and Co	ster Files for mpiler Techn	Multimedi iques, pa	a ges 45	
	AS	Keith Cooper et al., "Cross-loop Reuse Analysis and its Application to Cache Optimizations", Lecture Notes In Computer Science; Vol. 1239 archive Proceedings of the 9th International Workshop on Languages and Compilers for Parallel Computing, Pages: 1-19, 1996							
		Nove of							
	:								
			· M····						
EXAMIN	EXAMINER□			DATE CONSIDERED					
				ot citation is in conforman				h	